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ABSTRACT: Pulse counting apparatus capable of operating 
over a wide range of pulse rates, which indicates the exact 
time of occurrence of pulses occurring at long intervals and 
the pulse rate for pulses occurring at short intervals. The cir- 
cuit comprises a first portion for registering the first seven pul- 
ses to be received, a second portion for counting the number 
of clock signals generated before a first pulse is received by 
the counting apparatus, and a third portion for erasing the 
clock signal count in the second portion and enabling the 
second portion to count additional pulses received by the 
counter when seven or more pulses have been received. 
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COUNTER 
ORIGIN OF INVENTION 
A more complete understanding of the invention may be 
had by referring to the following specification and claims, 
when taken in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWING 5 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subiect to the 
The FIGURE is a schematic view of one embodiment of the 
invention. 
provisions of Section 305 of the National Aeronautics and 
Space Act of 1958, Public Law 85-568 (72 Stat. 435; 42 10 
USC 2457). 2457). 
DESCRIPT1oN OFTHEPREFERRED 
The circuit of the FIGURE comprises an input 10 for 
receiving negative pulses and 10 output lines 12, 'a4, 16, 18, 
20, 22, 24, 26, 28, and 30. The 10 output lines indicate the BACKGROUND OF THE INVENTION 
This invention relates to counting circuits. number of pulses received and/or the time at which the first 
In some applications, it is necessary to quantitatively mea- 15 pulse was received, during a sampling interval. At the end of 
sure phenomena whose magnitude may vary within extremely each sampling interval, the binary signals on the output lines 
wide limits. For example, extraterrestrial spacecraft often con- even numbered 12 through 30 are read out by a transmitter 
tain instruments for measuring radiation, the level of which 41, which transmits the count to a receiving station. 
may vary within extremely wide and unknown limits. Radia- The ending of each sampling interval and beginning of 
tion and many other phenomena are detected by instruments 2o another is controlled by a reset and sampling generator 43. At 
which yield pulses at a rate dependent upon the magnitude of the end of each interval, the generator 43 delivers a rest pulse 
the phenomenon being measured. For example, ionizing P, which is a negative pulse, over its output line 45. The pulse 
radiation is often measured by ion chambers which generate a causes the transmitter 41 to transmit the circuit count in- 
pulse each time an ionizing particle passes therethrough. 25 dicated on the lines 12 through 30. The negative pulse is also 
Counting circuits of types well known in the art can be used delivered to input lines 32,34, and 36, labeled P, which are all 
to count pulses obtained from ion chambers and the like, with connected to the output 45. The pulses at 45 reset the count in 
the count sampled at periodic intervals. In some situations, a the counter to zero. At all times, clock signals are received at 
pulse may occur only once during a long period of time. In input 38 labeled E the clock signals at 38 being positive pul- 
such a case, it is often desirable to determine the exact time of 3o ses. 
occurence of the pulse. For example, if an ion sensor is rotat- In general, the circuit includes a counting portion 31 serving 
ing so that at different times during a sampling interval it is as means for counting discrete inputs, which are in the form of 
pointing in a different direction, a determination as to when a negative electrical pulses received at input 10. The counting 
pulse occurred also indicates the orientation of the ion sensor portion 31 comprises three binary cells 40,42, and 44, which 
at the time of the ion event. 3 5  hold a maximum count of seven, and the last cell 44 of the _ _  
three serves as a carry output means for generating a carry 
when the eighth pulse is received. Another counting portion OBJECTS AND SUMMARY OF THE INVENTION 
Accordingly, one object of the present invention is to pro- 33 Of the circuit comprising six binary cells serves as-; means 
vide a circuit which is capable of counting pulses received at a for counting inputs, which are delivered to the trigger input T 
very low or very high rate, and which indicates the time ofoc- 40 Of cell 46. Still another circuit portion which includes gate 86, 
currence of pulses for very low pulse rates. serves as a means for coupling the last cell 44 of the counting 
portion 31 to the counting portion 33 to enable the portion 33 
to count arithmetic carries. Each of the cells of the two count- 
Another object of the invention is to provide a circuit for ef- 
e counter circuit portions to establish a zero count at the beginning of a sam- 
time of receipt of the first pulse. If a larger number of pulses is wherein a large number of pulses may be received at 10, so 
recieved during an interval so that the first circuit portion can- 55 that carries may be generated by cell 44, the count in the 
not count more pulses, the clock signal count in the second second counting portion 33 should be reset to zero. A circuit 
circuit portion is dumped, Le., the second portion is reset, and portion including gate 68 which is coupled to the cells in the 
the additional pulses are counted in the second portion. Thus: counting portion 31, generates a signal which deletes any 
the second circuit portion has two functions: at low pulse rate$ clock signal count in the counting portion 33 prior to the 
it counts clock signals, and at high pulse rates it counts pulses 60 transmittal of arithmetic carries from counting portion 31 to 
overflowing from the first circuit portion. portion 33. Thus, at low pulse rates, the portion 33 indicates 
One embodiment of the invention includes two groups of bi- the number of clock signals prior to the receipt of a first pulse 
nary cells, such as a total of 9 cells, to count a maximum of z9 at 10. However, at a high pulse rates, the portion 33 instead in- 
pulses. The first pulses to be received are registered in a first dicates the most significant digits of the count in the circuit. 
group of three cells which can count up to seven pulses. Be- 65 The circuit shown in the FIGURE includes a total of 1 1 flip- 
fore the first pulse is received, however, a second group of six flops designated 40,42,44,46,48,50,52,54,56,58, and 60. 
cells counts clock signals. When the seventh pulse is recieved, Each of the flip-flops is of the AC type, which is changed only 
the clock signal count in the second group of six cells is reset by the negative-going portion of pulse inputs thereto. Thus, 
to zero; thereafter arithmetic carries from the overflowing first only the trailing edge of a positive pulse will trigger, set, or 
group of three cells are delivered to the second group. Thus, at 70 reset a flip-flop when delivered to its T, S, or R input, respec- 
high pulse rates, the second group counts the most significant tively. The circuit also includes a number of AND and OR 
digits of the pulse count, while at low pulse rates it indicates gates, and inverters labeled 1. 
the time at which the first pulse was received since the last The input at 10 may be connected to any of a variety of de- 
sampling. At each sampling, the entire nine cells are reset to tecting instruments. In one application, the input at 10 is con- 
zero. 75 nected to an ion chamber on board a spacecraft for measuring 
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radiation by counting the number of ionizing particles passing The ninth through 1 lth pulses are counted by flip-flops 40 
through the chamber. and 42. The 12th pulse causes flip-flop 44 to be set, the 
At the beginning of each sampling interval, a negative pulse delivery of a low output through AND gate 86 and OR gate 
is delivered by the generator 43 to input lines 32,34, and 36. 64, and the delivery of a high output by inverter 66 to the 
This resets all I 1  flip-flops, thereby reducing all counts to 5 trigger input of flip-flop 46. A gate 86 will continue to be 
zero. Until the first count pulse is received at 10, the second open to pulses from flip-flo inasmuch as flip-flop 60 
counting portion 33 counts clock pulses from clock input 38. remains set until the beginni the next sampling interval. 
The counting of clock pulses can occur because the flip-flop When the 16th count pulse is received at input 10, flip-flop 44 
58 is in a reset state prior to receipt of a first pulse at 10. The is again reset, resulting in a high output from its reset output 
reset output of flip-flop 58 opens AND gate 62 SO that clock passing through AND gate and OR gate 64, and a low out- 
signals at 38 pass therethrough. The clock signals pass through put being delivered by inverter 66. The fall in the output from 
OR gate 64 and inverter 66, which converts them to negative inverter 66 results in flip-flop 46 triggering from its set to a 
pulses, and then into the trigger input of flip-flop 44. reset state, and causing flip-flop 48 to be triggered from its 
The first clock pulse changes flip-flop 46 from its reset state 15 reset to a set state. Additional carries from flip-flop 44 are 
to a set state. Flip-flop 46 then delivers a pulse on its set out- similarly counted by the six flip-flops 46 through 56. 
put to the trigger input of flip-flop 48. Flip-flop 48 is not trig- The total number of pulses counted by the circuit can be 
gered inasmuch as it is AC coupled and only the downward read out by noting the state of the signals on output lines 12 
portion of a pulse input will cause a change of state. The next through 30. The binary signal on line 12 indicates the least sig- 
clock pulse at 38 passes through AND gate 62, OR gate 64 20 nificant binary digit and the signal on line 28 indicates the 
and inverter 66, to change flip-flop 46 to its reset state. This most significant binary digit. A determination of whether the 
results in the set output of flip-flop 46 dropping to zero and count on lines 18 through 30 represents the number of clock 
triggering flip-flop 48 to cause it to change from its reset to a signals received before receipt of a first count pulse at 10, or 
set state. Additional clock pulses are similarly counted by the instead represents the most significant digits in the count of 
group of flip-flops 46 through 56. 25 pulses received at lQ, is made by noting the output at line 30. 
When the first count pulse is received at BO, it is registered ]if flip-flop 60 is reset, then this indicates that no carries have 
in flip-flop 40. Additionally, the first count pulse at 10 causes been transferred from the flip-flop 44 to flip-flop 46, and that 
AND gate 62 to turn off, as will be described, SO that no the counts on lines 18 through 28 represent the number of 
further clock pulses can be recorded by the flip-flops 46 clock signals from input 38. On the other hand, if the line 30 is 
through 56. The pulse at I10 triggers flip-flop 40 to change it to 30 high, indicating flip-flop 60 is in a set state, this means that a 
a set state. The R output of flip-flop 40 thereupon drops to carry has been passed from flip-flop 44 to flip-flop 46. In that 
zero, and it then delivers a negative-going pulse portion to the case, the signals on lines 12 through 28 represent only the 
set input of flip-flop 58. This negative pulse portion changes total number of count pulses which have been received at 10 
flip-flop 58 from a reset to a set condition, thereby terminating 35 by the counting circuit. The signals on the lines 12 through 30 
the delivery o f a  signal to gate 6.2. Gate 62 is thereafter closed are passed to transmitting circuitry in the transmitter 41 at the 
unit a new reset pulse is delivered to the circuit at the endofthesamplinginterval. 
beginning of a new sampling interval. The closing of gate 62 Thus, the circuit provides means for indicating the time 
terminates the counting of clock pulses by flip-flops 46 between the beginning of the sampling interval and the time of 
through 56 This may occur before any clock pulses are 40 receipt of the first pulse during the interval, in those cases 
counted, if a pulse is received at 10 immediately after the where six or fewer pulses have been received during the sam- 
beginning of a sampling interval. pling interval. In addition, the circuit indicates the total 
The second count Pulse at 10 causes flip-flop 40 to return to number of count pulses which have been received during the 
its reset state. The resetting of flip-flop 40 causes the delivery sampling interval in all cases, regardless of the number of 
of a negative pulse portion to the trigger input of the next flip- 45 count pulses which have been received. The time of receipt of 
flop 42 and changes flip-flop $2 to a set state. Successive the first pulse during a sampling interval generally is useful 
count pulses at 1Q are counted by the cells 463,42 and 4% until only in the case of low pulse rates, and such information is 
the seventh pulse is received. provided in those cases. It is important in ail cases to deter- 
Until the receipt of the seventh count pulse at 10, AND gate mine the total number of pulses which have been received 
68 is closed. Upon receipt of the seventh count pulse at 10, the 50 during a sampling interval, and this information is provided in 
set outputs of the flip-flops 4@,42, and 44 are all high, so that all cases. The circuit makes maximum use of the counting flip- 
the inputs 70,72, and 74 to AND gate @ are high. The input flops 46 through 56, by utilizing them to indicate the time of 
76 to the AND gate 68 is still high, inasmuch as flip-flop 60 is receipt of the first pulse for low pulse rates, and for utilizing 
still reset. The input 77 to gate 68 is also high because it 55  them to count pulses for high pulse rates when information as 
receives a positive pulse from inverter 78, when the seventh to time of receipt of the first pulse is generally not required. 
pulse is received at input 10. Thus, gate 68 delivers a positive While a particular embodiment of the invention has been il- 
pulse when the seventh pulse is received by the circuit. The lustrated and described, it should be understood that many 
positive pulse from gate 48 passes through OR gate 80, caus- modifications and variations may be resorted to by those 
ing inverter $2 to provide a negative pulse on line 84. The 6o skilled in the art, and the scope. of the invention is limited only 
negative pulse at 84 resets the six flip-flops 46 through 56 SO by a just interpretation of the following claims. 
that any count therein resulting from receipt of clock pulses at We claim: 
input 38 is obliterated. I. A counter for providing a sum of discrete inputs to be 
The eighth count pulse at 10 causes the resetting of the 
three flip-flops 40, 42, and 44. As a result, the set output of 65 first means for counting said inputs to be counted, including 
flip-flop 44 drops to zero, resulting in a negative-going pulse carry output means for generating carries when the count 
portion at the set input of flip-flop 60. This results in setting of in said first means reaches a predetermined level; 
flip-flop 60, thereby preventing the passage of any more pulses 
through AND gate 68, which could reset the six flip-flops 44 
through 56. The set output of flip-flop 60 passes through AND 70 
gate 86, OR gate 64 and inverter 66, resulting in the delivery 
of a negative-going pulse portion to the trigger input of flip- 
flop 46. Flip-flop 46 is thereupon changed to its set state, 
thereby recording the eighth pu 
gate 86 is open because flip-flop 
countedcomprising: 
second means for counting inputs thereto; 
third means for coupling said carry output means to said 
second means to enable said second means to count car- 
ries generated by said carry output means; 
clock means for generating clock pulses, said clock means 
coupled to said second means to provide a count therein 
representing the elapsed time prior to an input being 
received by said first means; and 75 
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means responsive to said inputs to be counted for 
decoupling said clock means from said second means 
upon receipt of a first of said inputs to be counted. 
2. A counter as defined in claim 1, including: 
resetting means responsive to the count in said first means 
for deleting the count of clock pulses in said second 
means prior to transmittal of carries from said first means 
to said second means. 
3. A counter for providing a sum of discrete inputs to be 
first means for counting said inputs to be counted, including 
carry output means for generating carries when the count 
in said first means reaches a predetermined level; 
counted comprising: 
second means for counting inputs thereto; 
third means for coupling said carry output means to said 
second means to enable said second means to count car- 
ries generated by said carry output means; 
clock means for generating clock signals at regular inter- 
vals; 
gate means responsive to inputs to said first means for trans- 
mitting said clock signals to said second means during an 
interval which terminates upon the receipt of an input by 
said first means; 
reset means responsive to the count in said first means for 
resetting the count in said second means to a reference 
level upon the attainment of a predetermined count in 
said first means; and 
means responsive to the operation of said reset means for 
indicating that the count in said second means represents 
only carries. 
4. A counter for providing a sum of discrete inputs to be 
counted comprising: 
a first plurality of binary cells connected in tandem to count 
said inputs, with a first of said binary cells responsive to 
said inputs to be counted and another of said binary cells 
constructed to generate carries when the count in said 
first plurality of cells reaches a predetermined level; 
a second plurality of binary cells connected in tandem; 
means for coupling carries from first plurality of cells to said 
second plurality of cells, to enable said second plurality of 
ce€ls to count carries; 
clock means for generating clock signals; 
gate means for delivering said clock signals to a first cell of 
said second plurality of cells when said gate means is 
open; 
means for closing said gate means when a first input to be 
counted is received by said first cell of said first means; 
reset means responsive to the count in said first plurality of 
cells for setting the count in said second plurality of cells 
to an initial value between the attainment of a count in 
said first plurality of cells equal to the highest count re- 
gisterable therein before a carry is generated and the 
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6 
receipt of one input to be coupted after the attainment of 
said highest count; and 
output means coupled to said reset means for indicating the 
occurence of a setting of the count in said second plurali- 
ty of cells to said initial value. 
5. A counter for counting input pulses during a sampling 
a first plurality of binary memory cells connected in tan- 
dem, a first of said cells having an input for receiving said 
input pulses to be counted and a last of said cells having 
an output for generating carries; 
a second plurality of cells connected in tandem for register- 
ing counts; 
first reset means coupled to said first plurality of cells for 
resetting said first plurality of cells to a state indicating a 
zero count therein; 
second reset means coupled to said second plurality of cells 
for resetting said second plurality of-cells to a state in- 
dicating a zero count therein; 
operating means coupled to said first and second reset 
means to operate them and establish a zero count in said 
first and second plurality of cells at the beginning of a 
sampling period; 
period comprising: 
clock means for generating clock signals; 
a gate responsive to a first input pulse to be counted for 
passing signals from said clock means to a cell of said 
second plurality of cells during an interval which ter- 
minates upon the receipt of a first pulse to be counted by 
said first plurality of cells; 
means responsive to said operating means for opening said 
gate at the beginning of a sampling period; 
overflow means responsive to the count in said first plurality 
of cells and coupled to said seocnd reset means for 
resetting said second plurality of cells to an initial count 
at a time substantially between the attainment of a max- 
imum count in said first plurality of cells and the delivery 
of a carry therefrom; and 
means coupling a last of said first plurality of cells to a first 
cell of said second plurality of cells for enabling the 
counting of carries from said first plurality of cells by said 
second plurality of cells. 
6. A counter as defined in claim 5 wherein: 
said second reset means comprises an AND gate having in- 
puts connected to an output of each of said cells in said 
first plurality of cells and an output connected to each of 
said cells of said second plurality of cells. 
7. A counter as defined in claim 5 including: 
means coupled to said overflow means for generating a bi- 
nary signal indicating the occurrence of a resetting of said 
second plurality of cells substantially between said attain- 
ment of a maximum count in said first plurality of cells 
and the delivery of a carry therefrom. 
60 
65 
70 
75 
